Abstract
Introduction
Steady advancements in semiconductor technology over the past few decades have marked incipience of System-on-Chips (SoCs) and Multi-Processor Systemon-Chip (MPSoCs). Owing to the inability of traditional bus-based communication system to scale well with improving microchip technologies, researchers have proposed Network-on-Chip (NoC) as the on-chip communication model.
In a simplified perspective, the NoC contains the following fundamental components:
Processing Elements -Each computational module in the tile can be a general-purpose processor, a DSP, and embedded memory etc.
Network adapters -These are the interfaces by which the PEs connect to the NoC, decoupling the computation (PEs) from communication (the network) Routers -These nodes route the data and control flits or phits (packets with smaller sizes) as per the routing strategy.
Router-to-Router Links -These consist of the logical or physical channels connecting the router nodes An efficient NoC design methodology is based upon several key design choices, such as: network topology selection, good routing policy and efficient application to NoC mapping. A formal categorization of the NoC design issues is given in [1] as is summarized below:
Network infrastructure: Network design primarily consists of topology selection which plays an important role in minimizing network latency and power consumption, thus improving the overall throughput [2] . Another critical network design element is channel buffering which accounts for both latency and router area. Also, NoC are expected to connect multiple heterogeneous cores which pose unique challenges with respect to variable traffic loads (channel width problem) and irregular silicon area (floorplanning problem) which will force designers to delve into more unique and application specific network design.
Communication model: The underlying network infrastructure is merely a backbone for communication and requires an efficient inter-node interaction model to capture the dynamism in the network and improve network performance [3] . The primary element of the NoC communication model is the routing policy. Two major concerns in selecting a particular routing strategy are implementation complexity and the overall performance. Another problem related to routing is the switching technique used inside the router for transferring packets along the switches.
Application mapping optimization: Another aspect of efficient NoC design is the mapping and scheduling of both computation and communication over the network infrastructure, while optimizing certain design metrics as latency, throughput etc.
It can be seen from the above discussion, that an efficient application specific NoC design space is large and there exists a need for a unified simulation framework which can address all these above problems in a combined manner. This paper concentrates on developing a unified simulation framework for NoCs which simplifies the design space exploration for NoCs by offering a comprehensive simulation support. To capture the trade-offs of the NoC design parameters in a unified manner, a simulation framework, designed using C++ and SystemC 2.1 is proposed, wherein the effects of all parameters could be simulated in-part or combined. The framework synthesizes the network infrastructure and the communication model and optimizes application mapping as per the design parameters. Quantitative relationships between various design choices can be accurately observed and revised design criteria can be applied and re-evaluated.
Specifically, the framework allows the designer to execute an application, in the form of application task graph, over a customizable NoC, with certain set of PEs, routing policy, router buffering, switching technique and the scheduling policy. The simulation framework generates simulation log files containing specific details such as PE utilization and throughput, router utilization and throughput, router buffer efficiency, application execution time and network link utilization. The flexibility of the framework allows the designer to change and optimize the design as per the key design metrics.
The remainder of this paper is organized as follows: In Section 2, concepts and terminologies of NoCs are introduced. Section 3 discusses the propose fuse-N framework. Simulations in proposed framework are given in Section 5. Finally, Section 6 contains the conclusions of the important results of this paper.
NoC Simulation Environment Frameworks
The current uni-processor centric modeling methodology does not capture the new design challenges introduced by SoC with an increased number of PEs, running concurrent application programs [4] . Future SoCs are envisioned to integrate even greater amount of functionality, in terms of PEs, thus calling for efficient simulation frameworks understanding the interplay between the application, the PE architecture, and the NoC. Traditional simulation environments focus more towards the micro architectural details and analysis of the design. Such computation centric frameworks face limitations when the design at hand is built over communication-centric methodology.
Addressing these new challenges will require a framework to shift the level of abstraction up to the network level, which will enable the designer to better understand the trade-offs of different NoC design aspects such as topology, switching, routing, buffering, scheduling etc. The framework should be able to capture the desired system metrics in a unified way ( Figure 1 ) and at the same time let the designer customize it according to the needs. A lot of research teams have also focused on the usage of certain network simulators like OPNET, ns-2, OMNET [12] , that offers the users with the abstraction of concurrent communication and flexible communication protocol definition. However, the appropriateness of such simulators has been argued as they were not designed specifically to model both computation and communication. This paper concentrates on developing a framework for unified simulation environment for NoCs (fuse-N) which simplifies the design space exploration for NoCs by offering a comprehensive simulation support. The framework synthesizes the network infrastructure and the communication model and optimizes application mapping for design constraints.
fuse-N
fuse-N is a top-down approach of NoC design space exploration. Figure 2 shows the overall simulation flow/component diagram under the fuse-N framework.
Simulation parameter space
Simulation parameter space includes the initial arguments which define the simulation environment of fuse-N. Simulation parameters can be either provided through the fuse-N graphical user interface or through a pre-configured arguments file. Exhaustive listing of the initial arguments is given below: Pre-configured arguments file -It is also possible to provide the location of a preconfigured XML file to the framework.
Application Characterization
Application characterization is a pre-processing component where certain characteristics of the Application Task Graph (ATG) are determined and set as per the underlying NoC architecture. An ATG is a generic directed graph G(V, E) where the vertex represents a task and an edge or a link represents the communication latency (Figure 1) .
The communication latency for the tasks executing over NoC architecture is unknown, until they are mapped onto a respective processor. At this stage, the deadlines of various tasks as per the initial simulation arguments are calculated. Consider the ATG shown in Figure 1 , for which we need to calculate the task deadlines for task t 1 , t 2 , t 3 and t 4 (t 0 and t 5 being dummy tasks) when executed over a 2D tile topology as shown in Figure 1 .
Given the maximum input and output buffering in the routers, in the worst case a task on tile-1 might have to send a packet to a task on tile-9. In this case the packets sent from tile-1 to tile-9 can expect a maximum delay of h hops where h is 2*(sqrt(num_of_PEs)-1) (4 in our case). From this information along with the knowledge of execution times of the tasks, the deadlines for respective tasks can be calculated.
Architecture Modeling
Another important aspect of fuse-N simulation framework is the flexible architecture modeling component. As per the initial simulation arguments, the properties of the PEs present in the NoC are set. For example, a PE can be capable of multiple operations and each operation might have different execution time. Given the set of operations and their corresponding execution times, the PEs in the NoC can be modeled accordingly. With the increase in the complexity of the design, the modeling arguments to the architecture modeling component can be increased in order to suit the requirements of the design. Advanced initial arguments such as PE's power consumption, area, etc can be easily added and the framework can simulate and the overall effect is determined for design parameters. The modeled architecture configuration file is represented as an XML format for later reuse.
Network Infrastructure Modeling
Efficient network infrastructure plays a pivotal role in a NoC design. Network infrastructure modeling component is mainly concerned with the communication model definition and topology synthesis. Various characteristics of the router elements are described as per the initial simulation arguments. Communication model for router elements is modeled primarily based on the switching technique and the routing policy. Network connectivity between different router elements is described by the topology argument. All neighbors for a particular router element are configured as per their topological location, thus restricting the degree of communication of a router element. The topological configuration is represented in a Dot file format, which is a customizable directed graph layout methodology.
Application Mapping Optimization
Once the architecture modeling and network infrastructure modeling is complete, the application tasks are ready to be mapped and scheduled on the target NoC architecture. Application mapping aims at mapping an application onto the NoC platform, while optimizing certain design parameters such as performance, power, etc. This component arbitrarily generates a mapping between the ATG and the target NoC architecture. The tasks are scheduled on the respective PEs as per a scheduling policy such as EDF or LST and are submitted for execution to the NoC Execution Platform (discussed in Section 3.6) component. Optimizations of mapping and scheduling are achieved by recursively revising the application mapping process, until all the design constraints are satisfied.
NoC Execution Platform
NoC execution platform is the actual hardware platform, modeled in SystemC v2.1, which provides an interoperable modeling platform, enabling the development and exchange of very fast system-level C++ models. The PEs and the router elements are modeled based upon architecture and network modeling configuration outputs. The communication model of the NoC is modeled as a packet-switched network with the required network algorithms implemented for the data flow. The NoC execution platform component functions interactively, based on task mapping and scheduling information, repeatedly calculating the global simulation values along with the required heuristic values. These values are fed back in the application mapping optimization component and the solution is refined.
Simulation Result Space
This component is responsible for collecting the global simulation results and storing/displaying the results in a cognitive manner, bringing out the existent interplay between different design choices. Simulation result space component primarily deals with monitoring the simulation and writing simulation log files, plain data files and comparative data files. Figure 3 illustrates an implementation perspective of fuse-N. 
Simulations and results
Simulation results presented below show the architectural, network and resource allocation behavior and highlight the quantitative relationships between various design choices.
Benchmark description
For evaluation of the proposed framework and scheduling algorithm, a random set of benchmarks as well as a set of application specific benchmarks (Standard Task Graph (STG) [11] ) were considered. The simulation was conducted will many random benchmarks with task size 50 and 100, and application specific benchmarks like robot and sparse and an averaged result is presented.
Simulation Scenarios
To demonstrate the capabilities of the proposed fuse-N framework, we performed several experiments on random and application specific task graph sets and evaluated its effectiveness over following design abstractions:
Architectural -Architecture based evaluation emphasize on the effect of different NoC architecture on the overall system performance. Table 1 shows the average earliest completion times (ECT) and processor utilization (U p ) of the two types of PEs for different application task graphs for architecture evaluation. Table 2 , illustrates the average buffer utilization (B max ) and total task throughput (TT) for different NoC architecture.
The architectural evaluations are also performed based on the number of PEs and the topology. A 3 x 3 tile topology with 9 PEs is compared with 4 x 4 tile topology with 16 PEs. The evaluation metrics for architectural evaluation include: earliest completion time (ECT), processor utilization (U p ) and task (T t ) and processor throughput (T p ). Table 2 , illustrates the architectural evaluation comparison of the two topologies. Scheduling Evaluation: The scheduling evaluation is performed by comparing the 1) EDF Scheduling Algorithm, 2) LST Scheduling Algorithm and 3) Traffic Aware Scheduling (TAS) [12] . The scheduling algorithms are evaluated for a) earliest completion time (ECT), b) processor utilization (U p ), c) task throughput (T t ) and d) processor throughput (T p ). In all three algorithms, Simulated Annealing is used to heuristically determine the optimal schedule. Evaluation is illustrated in Table3. Network Evaluation: The network evaluation is evaluated for the 3 x 3 and 4 x4 tile topology and the performance of NoC routers and channels are tabulated based on number of packets handled by the router (#pkts), router throughput (T r ) and channel throughput (T c ). Also the maximum buffer usage during simulation is determined. Table 2 , illustrates the comparison of network parameters for different topologies.
Conclusions
In order to simplify the design space exploration for NoC, a framework for unified simulation environment for NoC (fuse-N) was developed. The framework was based on a top-down multi-component design, where each component handled an important aspect of the NoC design. On completion of the framework component design, fuse-N was implemented in SystemC and C++ using the hardware-software codesign methodology. For evaluation purpose, a series of random as well as application specific benchmarks were run over the fuse-N implementation. Simulation results show the the architectural, network and resource allocation behavior and highlight the quantitative relationships between various design choices.
